Home › Categories › Technology› UART Timing

UART Timing.pdf

2607118.pdf

🔗 Source: farnell.com

📊 Size: 190 KB

📄 Pages: 9 pages

⬇️ Downloads: 155

Summary

UART communications require a clock accuracy to prevent timing errors due to transmit-receive clock mismatch. The receive UART clock can differ from the transmit UART clock, and the difference is only important during one frame. A timing error occurs when the receive UART samples a bit too early or too late, specifically if it samples within one-half bit-period of a bit transition. The acceptable sampling range across a bit's period depends on the data path scenario, with a "nasty" scenario allowing reliable sampling within 50% of the bit time and a "normal" scenario allowing sampling within 75% of the bit time. The error budget for these scenarios is ±25% and ±37.5% from the optimal bit-center sampling point, respectively, which translates to ±4 or ±6 periods of the 16x UART receive clock. Considering synchronization error, the error budget reduces to ±3 or ±5 periods.

Download File

Description

UART communications require a clock accuracy to prevent timing errors due to transmit-receive clock mismatch.

Technical Information

File Format: PDF
File Size: 190 KB
Pages: 9
Language: EN
Total Downloads: 155
Last Updated: 3 weeks ago

Document Overview

This PDF document about UART Timing provides comprehensive information and guidance. Whether you're a beginner or advanced user, this resource offers valuable insights into UART Timing.